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Thesis Summary 
In datacenters, e-commerce and cloud computing services are deployed for customers, 
accommodating hundreds of thousands of computers. CPUs and cooling systems take more than 
half of a datacenter’s power consumption. Thus, building highly efficient datacenters is an 
important challenge. Recently, the growth of network interface speed is increasing, while the 
growth of CPU performance is leveling off. This gap would be increasing continuously. That is, 
network-based applications would be CPU bound for more performance. Traditionally, cache 
hierarchy has been installed on computer architecture and has been studied when we faced the gap 
between CPU and memory. Through this thesis, we discuss cache hierarchy for network-based 
application, which we build caches on both NIC and network protocol stack as network datapath. 
In this thesis, we explore cache hierarchy for key-value store as one of representative 
network-based applications. Similar to cache hierarchy on CPU, there are a variety of design 
options for building cache hierarchy, which is an important challenge to explore them. There are a 
variety of design options such as write policy, eviction policy, inclusive cache vs. non-inclusive 
cache and so on. We build in-NIC cache as proof of concept on a NetFPGA platform. In addition, 
we show the hardware-based architecture of memcached for an FPGA equipped with NIC as one of 
key-value store. On an FPGA card, there are two types of store region: an on-chip RAM and 
on-board DRAM modules. So, the architecture is used as level 0 cache with on-chip RAM and 
level 1 cache with on-board DRAM modules. As results, our in-NIC cache achieves full line rate 
throughput on 10GbE, while maintaining a low latency and better power efficiency than an existing 
hardware based memcached design. We show practical performance results using this NIC, 
compared with an existing hardware-based memcached and software. Latency, throughput and 
power consumption are drastically improved, compared with existing systems. 
We apply in-NIC cache to distributed denial of service attack (DDoS) as a practical case, because 
DDoS amplification attack traffic is critically increasing. We also propose ICMP-based detection 
scheme to fit with key-value store. We conduct an experiment with the Internet backbone traffic 
and pseudo DDoS traffic and show the feasibility of implementation proposed in this thesis. 
Traditionally, in-NIC cache and in-kernel cache have been separately researched. Through this 
thesis, we study in-NIC cache, in-kernel cache and cache hierarchy for network-based application. 
In case the workload has temporal locality, key-value store can be accelerated by hitting on the 
lower level cache with small cache capacity. 
 
